





																 1
F44	0	0	0	-	0	0	0	-	0	0	0	-	-	-	-	
F43	0	0	-	0	0	0		0	0	0	-		-	-		-
F42	0	-	0	0	0	_	0	0	0	-	0	0	~	_	-	-
F41	-	0	0	0	_	0	0	0		0	0	0			_	
F34	0	0	0	-	0	0	0	-	_	-	_	-	0	0	0	-
F33	0	0	-	0	0	0	_	0		-		-	0	0	_	0
F32	0	_	0	0	0	-	0	0	-	-	-	-	0	_	0	0
F31	-	0	0	0	.	0	0	0	-	_	4	-	_	0	0	0
F24	0	0	0	-	-		_	-	0	0	0	-	0	0	0	-
F23	0	0	_	0	-	-	-	-	0	0	_	0	0	0	_	0
F22	0	_	0	0	-	-	_	-	0	_	0	0	0	-	0	0
F21	-	0	0	0	_	-	+	-	_	0	0	0	-	0	0	0
F14	-	-	-	-	0	0	0	-	0	0	0	-	0	0	0	-
F13	-	_	-	•	o	0	-	0	0	0	+	0	0	0	-	0
F12	-	-	_	-	0	_	0	0	0		0	0	0	_	0	0
F1-	-	 -	•	•		0	0	0	-	0	0	0	-	0	0	0
	E	F12	F13	F14	F21	F22	F23	F24	F31	F32	F33	F34	F41	F42	F43	F44


FIG. 7













ų rir










FIG. 14









FIG. 17








FIG. 18b













FIG. 21
















```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;
always@(posedge clock or negedge reset)
   if(~reset)
     q = 0;
   else
     q = d;
endmodule
module example;
   wire d1, d2, d3;
   wire q1, q2, q3;
   reg sigin;
   wire sigout;
   reg clk, reset;
   register regl (clk, reset, dl, ql);
   register reg2 (clk, reset, d2, q2); register reg3 (clk, reset, d3, q3);
   assign d1 = sigin ^ q3;
   assign d2 = q1 ^ q3;
assign d3 = q2 ^ q3;
   assign sigout = q3;
   // a clock generator
   always
   begin
     clk = 0;
     #5;
     clk = 1;
     #5;
  end
   // a signal generator
   always
  begin
     #10;
     sigin = $random;
  end
   // initialization
   initial
   begin
     reset = 0;
     sigin = 0;
      #1;
     reset =1;
     $monitor($time, " %b, %b", sigin, sigout);
     #1000 $finish;
  end
  end module
```



```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;
always@(post edge clock or negedge reset) Register definition
      q = 0
                                                      900
   else
      q = d;
endmodule
module example;
                           Wire interconnection info
   wire d1, d2, d3;
   ware q1, q2, q3;
                                907
   reg sigin;
                         Test-bench input -- 908
   wire sigout;
                       - Test-bench output -- 909
   reg clk, reset;
S1 register reg 1 (clk, reset, d1, q1);
S2 register reg 2 (clk, reset, d2, q2);
S3 register reg 3 (clk, reset, d3, q3);
Register component
S4 assign d1 = sigin ^ q3;
S5 assign d2 = q1 ^ 3;
                                  Combinational component
S6 assign d3 = q2 ^ q3;
S7 assign signout = q3;
   // a clock generator
   always
   begin
      clk = 0;
                            Clock component
      #5;
     clk = 1;
                                  903
      #5;
   end
   // a signal generator
   always
   begin
                              Test-bench component (Driver)
     #10;
     sigin = $random;
   // initialization
   initial
 -begin
      reset = 0;
                          Test-bench component (initialization)
      sigin = 0;
      #1;
                             905
     reset = 1;
     #5;
                                                     Test-bench
      $monitor($time, "%b, %b", sigin, sigout) Component
     #1000 $finish;
                                                      (monitor)
   end
   end module
```






FIG. 30









FIG. 31

















I/O PIN OVERVIEW OF FPGA LOGIC DEVICE

FPGA: 10K130V, 10K250V with 599-pin PGA package

Top 102 I/Os Left Right 111 I/Os 110 I/Os Bottom 102 I/Os

45 Dedicated I/O pins:

GCLK, FD_BUS[31..0], F_RD, F_WR, DATAXSFR, SHIFTIN, SHIFTOUT, SPACE[2..0], EVAL, EV_REQ_N, DEV_OE, DEV_CLRN

425 Interconnect I/O pins

FPGA INTERCONNECT BUSES




FIG. 37

BOARD CONNECTION - SIDE VIEW




FIG. 38(A)




FIG. 38(B)

SIX-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH




FIG. 39

FPGA ARRAY CONNECTION BETWEEN BOARDS





FIG. 40(A)






FIG. 41(A)




FIG. 41(B)




FIG. 41(C)




FIG. 41(D)




FIG. 41(E)




FIG. 41(F)





FIG. 42



DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY - X TORUS, Y MESH TWO-BOARD CONFIGURATION






FIG. 44









FIG. 47

SIMULATION SERVER ARCHITECTURE






FIG. 49

JOB SWAPPER




FIG. 50





FIG. 51

TIME-SHARED HARDWARE USAGE:






FIG. 53

COMMUNICATION HANDSHAKE PROTOCOL






FIG. 54




1

Client

Server








FIG. 58

EVALFSM - EVAL Finite State Machine in each FPGA logic device




FIG. 59

MEMORY READ DATA DOUBLE BUFFER






FIG. 60

«فراعي المالي -1389 ط1376 -1379 -R02-1 <u>-1</u>382 [] | 386 1390> FPGA0 wr Mem_Block_0_0. FPGA0 of Nem_Block FPGA2 wr Mem_Block_2_0 FPGA2 of Mem_Block_2_1 FPGA1 wr Mem_Block_2_0 FPGA3 wr Mem_Block_2_0 FPGA3 wr Mem_Block_2_0 FPGA3 or Mem_Block_2_1 FPGA3 wr Mem_Block_2_0 FPGA3 or Mem_Block_2_1 FPGA3 wr Mem_Block_2_0 FPGA3 or Mem_Block_2_1 FPGA3 wr Mem_Block_2_0 FPGA3 or Mem_Block_2_0 FPGA3 or Mem_Block_2_1 FPGA3 wr Mem_Block_2_0 FPGA3 wr Mem_Block_2_1 FP FPGA3 wr Mem_Block3_0 FPCA3 rd Mem_Block 3_1 7 1388 Act of 385 AC2_1 Rej. 1383 Act. 1 1384 RD0_1 AC2_0 WD2_0 1378 1381 MEMORY ACCESS PERIOD SIMULATION WRITE/READ CYCLE AC0_1 AC1_0 WD1_0 ACO_0 WDO_0 1377 .1380 **ج 1375** <u>1374</u> C1371 - EVALUATION PERIOD --1373 -1372 DMA DATA from CTRL_FPGA for high bank only -TRANSFER-PERIOD 1358 1368 FD[31:0] — DMA write data DMA write data 1369 RD_LAT1 in FPGA2.3 DONE 1364 1370 RD_LAT0 in FPGA0.1 7360 MA[18:2], controls_ _1361 _SRAM access H SRAM access EVAL 1352 CLK_EN 53 1354 INPUT EN 1355 M(X EN 1356 SHIFTIN 1359 FD[63:32] SHIFTOUT 1351 DATAXSER 66LK 1365 1366

FIG. 61





Typical User Design of PCI Add-on Cards





FIG. 64

Typical Hardware/Software Co-Verification



_____: DUT (Device Under Test)

Typical Co-Verification by Using **Emulator**




FIG. 66

: running time at emulation speed

The rest of the target system is running at full speed.

SIMULATION




FIG. 67

CO-VERIFICATION WITHOUT EXTERNAL I/O




FIG. 68

CO-VERIFICATION WITH EXTERNAL I/O




FIG. 69

CONTROL OF DATA-IN CYCLE




FIG. 70

CONTROL OF DATA-OUT CYCLE 2327 2328 wire1 |wire4 wire3 2329 2300 2305 2307 **CTRLXM** latch -2323 2308 2325 2306 2326 ~2324 latch 2309addr Ext_out_en look up table 2304~ 000010.....0 6 LUT addr 5 010000. F_RD For CHIPQ 1 counter 2367 -2321 For CHIPm1 0 0 0 0..... 2322 -2303 ~2302 -2301 CTRL1 CHIP0 2339 3-STATE 23602314 2348 2330 **BUF** FD0 **=**2361 LDO 2334 2343 2315 2310 1 From interna **~2335** and nodes 2344 LOCAL -2354 2340 2345 -2316 BUS LD3 -2331 -2336 FD3 or [7 and 311 2363 2341 2320 -2332 -2337 LD1 FD1 2346 2365 and 2342 FD4 2333 -2338 LD4 or 2366 and 2352 H2S_PTR4 2313⁾ 2347 2357 DATA_ 2318 XSFR, H2S_PTR[4:0] ~2319 F_RD (for both H2S Pointer State data and H2X machine -2358 _odata)

FIG. 71

CONTROL OF DATA-IN CYCLE




FIG. 72

CONTROL OF DATA-OUT CYCLE




FIG. 73






FIG. 74


SHIFT REGISTER




HOLD TIME ASSUMPTION FOR SHIFT REGISTER



MULTIPLE FPGA MAPPING FOR SHIFT REGISTER



HOLD TIME VIOLATION BY LONG CLOCK SKEW



CLOCK GLITCH PROBLEM -2420




FIG. 77(B)

TIMING ADJUSTMENT BY ADDING DELAY






FIG. 78



(Prior Art)

FIG. 79

TIGF LATCH








FIG. 80(B)

TIGF DFF







Edge Detector FIG. 81(B)

GLOBAL TRIGGER SIGNAL




FIG. 82

RCC System




FIG. 83




FIG. 84

SINGLE-ROW FPGA PER BOARD




FIG. 85

TWO-ROW FPGA PER BOARD




FIG. 86

THREE-ROW FPGA PER BOARD




FIG. 87

FOUR-ROW FPGA PER BOARD




FIG. 88

INTERCONNECT FOR THREE-ROW PER BOARD

I/O Signals	Odd Board	Even Board	Common Board
	Connector-Group Pin-position	Connector-Group Pin-position	Connector-Group Pin-position
FPGA2_N	C1	S 1	C1, S1
FPGA2_NH	C2	S3	C2, S3
FPGA1_NH	C3	S2	C3, S2
FPGA0_S	S4	C4	C4, S4
FPGA0_SH	S5	C6	C6, S5
FPGA1_SH	S6	C5	C5, S6




FIG. 90




FIG. 91




FIG. 92

Clock Specification




FIG. 93

Clock Generation Scheduler w/ Slices




FIG. 94

Clock Generation Slice





FIG. 95

Clock Generation Scheduler and Slices






FIG. 97




FIG. 98A




FIG. 98B




FIG. 99




FIG. 100




FIG. 101




FIG. 102




FIG. 103




FIG. 104




FIG. 105